

Total No. of Questions: 6

Total No. of Printed Pages:3

Enrollment No.....



Faculty of Engineering
End Sem (Odd) Examination Dec-2019
CS3CO29 / EC3CO07 / EI3CO07 / IT3CO09 /
OE00005 Digital Electronics /
IT3ES10 Digital Circuit & System

Programme: B.Tech.

Branch/Specialisation: All

Duration: 3 Hrs.

Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

- Q.1
- i. What is decimal equivalent of $(1221)_3$? 1
(a) 50 (b) 53 (c) 52 (d) 51
 - ii. Simplify the expression to minimum number of literals $ABC+A'B + ABC'$ 1
(a) B (b) 1 (c) A' (d) A
 - iii. The code used for labelling the cells of a K map is 1
(a) 84-2-1 (b) Hexadecimal
(c) Gray code (d) Octal
 - iv. The minimum number of 2- input NAND gates required to realize a half adder is 1
(a) 8 (b) 5 (c) 6 (d) 4
 - v. A flip flop has two outputs which are 1
(a) Always 0 (b) Always 1
(c) Always Complementary (d) Always same
 - vi. While converting a JK flip-flop to D flip-flop instead of connecting an inverter between its J and K inputs a buffer has been connected. The resulting circuit will act as: 1
(a) JK flip-flop only (b) T flip-flop
(c) D flip-flop (d) None of these
 - vii. PLA are used to implement 1
(a) Combinational circuits (b) Sequential circuits
(c) Both (a) and (b) (d) None of these

P.T.O.

[2]

- viii. A RAM is **1**
(a) Non-volatile memory (b) Volatile memory
(c) Sequential access memory (d) None of these
- ix. Which of the following logic families most power efficient? **1**
(a) TTL (b) CMOS (c) RTL (d) DTL
- x. TTL is a family of logic circuits built from **1**
(a) JFETs (b) BJTs (c) Resistors (d) BJTs and resistors
- Q.2 i. Find the value of base r if $(121)_r = (144)_8$. **2**
ii. Why binary number representation is appropriate to handle electronic circuits? **3**
iii. Design a 3-bit binary to excess-3 code converter using K-map method. **5**
- OR iv. Find out simplified logic expression for $f(A, B, C, D) = \sum m(0, 5, 6, 7, 9, 10, 13, 14, 15)$ using Quine McClusky minimization procedure. **5**
- Q.3 i. Draw block level description with appropriate peripheral gates, of a four bit Adder-Subtractor. Describe operation in brief. **4**
ii. Design a three bit magnitude comparator using required number of blocks of one bit magnitude comparators, each having two input lines and three output bearing usual meanings. Explain connections in brief. **6**
- OR iii. Design and implement logic function for carry output of full adder using appropriate multiplexer. **6**
- Q.4 i. Draw logic diagram of JK flip-flop with NOR based basic unit, explain working and derive characteristic equation from truth table. Also write excitation table of the same. **4**
ii. Explain Ring Counter with block diagram and state diagram. **6**
- OR iii. Explain Johnson Counter with block diagram and state diagram. **6**
- Q.5 i. What is ROM? Describe its application to design combinational circuit using any logic function example. **4**

[3]

- ii. Describe the method of design of logic function with Programmable Logic Arrays. **6**
- OR iii. Compare and contrast RAM and ROM based on any three features. **6**
- Q.6 Attempt any two:
- i. Explain TTL logic family with circuit diagram of basic unit and working. **5**
- ii. Explain CMOS logic family with circuit diagram of basic unit and working. **5**
- iii. Explain how logic HIGH and no connection inputs are equivalent in TTL family ICs. **5**

Marking Scheme
CS3CO29 / EC3CO07 / EI3CO07 / IT3CO09 / OE00005
Digital Electronics /
IT3ES10 Digital Circuit & System

Q.1	i.	What is decimal equivalent of $(1221)_3$? (c) 52	1	OR	iv.	Find out simplified logic expression Correct procedure Correct answer	3 marks 2 marks	5
	ii.	Simplify the expression to minimum number of literals $ABC+A'B + ABC'$ (a) B	1	Q.3	i.	Four bit Adder-Subtractor Description Diagram	2 marks 2 marks	4
	iii.	The code used for labelling the cells of a K map is (c) Gray code	1		ii.	Design a three bit magnitude comparator Description Diagram	2 marks 4 marks	6
	iv.	The minimum number of 2- input NAND gates required to realize a half adder is (b) 5	1	OR	iii.	Design and implement logic function for carry output of full adder using appropriate multiplexer Truth table Multiplexer selection Mux design table Block diagram and connections	1 mark 1 mark 2 marks 2 marks	6
	v.	A flip flop has two outputs which are (c) Always Complementary	1	Q.4	i.	JK flip-flop with NOR based basic unit Logic diagram Truth table and K map Characteristic equation Excitation table	1 mark 1 mark 1 mark 1 mark	4
	vi.	While converting a JK flip-flop to D flip-flop instead of connecting an inverter between its J and K inputs a buffer has been connected. The resulting circuit will act as: (b) T flip-flop	1		ii.	Ring Counter Block diagram State diagram Proper explanation	2 marks 2 marks 2 marks	6
	vii.	PLA are used to implement (a) Combinational circuits	1	OR	iii.	Johnson Counter Block diagram State diagram Proper explanation	2 marks 2 marks 2 marks	6
	viii.	A RAM is (b) Volatile memory	1	Q.5	i.	Definition of ROM Example	2 marks 2 marks	4
	ix.	Which of the following logic families most power efficient? (b) CMOS	1		ii.	Method explanation Diagrammatic explanation	4 marks 2 marks	6
	x.	TTL is a family of logic circuits built from (d) BJTs and resistors	1	OR	iii.	RAM and ROM based on any three features 2 marks for each features	(2 marks * 3)	6
Q.2	i.	Find the value of base r if $(121)_r = (144)_8$. Correct method Correct answer	2					
	ii.	Why binary number representation is appropriate to handle electronic circuits?	3					
	iii.	Design a 3-bit binary to excess-3 code converter using K-map method Correct expressions Logic diagram	5					

- Q.6 Attempt any two:
- i. TTL logic family **5**
 - Circuit diagram of basic unit 2 marks
 - Working 3 marks
 - ii. CMOS logic family **5**
 - Circuit diagram of basic unit 2 marks
 - Working 3 marks
 - iii. Logic HIGH and no connection inputs are equivalent in TTL family **5**
 - ICs.
 - Circuit diagram 2 marks
 - Explanation 3 marks
