Total No. of Questions: 6

Total No. of Printed Pages:3

		Enrollment No
21-C	Faculty	of Engineering
E S	End Sem (Odd	l) Examination Dec-2019
UNIVERSITY	CS3CO29 / EC3C	CO07 / EI3CO07 / IT3CO09 /
Knowledge is Power	OE00005	Digital Electronics /
	IT3ES10 D	igital Circuit & System
	Programme: B.Tech.	Branch/Specialisation: All
Duration: 3 Hrs.		Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

Q.1	i.	What is decimal equivalent of $(1221)_3$?			1		
		(a) 50	(b) 53	(c) 52	(d) 51		
	ii.	Simplify the ABC'	expression to m	ninimum numbo	er of literals ABC+A'B +	1	
		(a) B	(b) 1	(c) A'	(d) A		
	iii.	The code use	d for labelling t	the cells of a K	map is	1	
		(a) 84-2-1		(b) Hexadecin	mal		
		(c) Gray code	e	(d) Octal			
	iv.	The minimur	n number of 2-	input NAND g	gates required to realize a	1	
		half adder is					
		(a) 8	(b) 5	(c) 6	(d) 4		
	v.	A flip flop ha	as two outputs v	which are		1	
		(a) Always 0		(b) Always 1			
		(c) Always C	Complementary	(d) Always sa	ame		
	vi. While converting a JK flip-flop to D flip-flop instead			lop instead of connecting	1		
		an inverter b	etween its J and	d K inputs a bu	affer has been connected.		
		The resulting circuit will act as:					
		(a) JK flip-flo	op only	(b) T flip-flop	2		
		(c) D flip-flo	р	(d) None of the	hese		
	vii.	PLA are used	l to implement			1	
		(a) Combinat	tional circuits	(b) Sequentia	l circuits		
		(c) Both (a) a	und (b)	(d) None of the	hese		

P.T.O.

	V111.		1	
	(a) Non-volatile memory (b) Volatile memory			
	:	(c) Sequential access memory(d) None of these		
	1X.	(a) TTL (b) CMOS (c) PTL (d) DTL	1	
		(a) IIL (b) CMOS (c) KIL (d) DIL TTL is a family of logic singuits built from	1	
	х.	(a) IEETs (b) PITs (c) Pasistors (d) PITs and resistors	1	
		(a) JTETS (b) DJTS (c) Resistors (d) DJTS and resistors		
02	i	Find the value of base r if $(121)r = (144)_8$	2	
X .2	ii.	Why binary number representation is appropriate to handle	3	
		electronic circuits?	•	
	iii.	Design a 3-bit binary to excess-3 code converter using K-map	5	
		method.		
OR	iv.	Find out simplified logic expression for $f(A, B, C, D) =$	5	
		Σ m(0,5,6,7,9,10,13,14,15) using Quine McClusky minimization		
		procedure.		
Q.3	i. Draw block level description with appropriate peripheral gates, of		4	
		a four bit Adder-Subtractor. Describe operation in brief.		
	ii.	Design a three bit magnitude comparator using required number of	6	
		blocks of one bit magnitude comparators, each having two input		
		lines and three output bearing usual meanings. Explain connections in brief.		
OD				
OR	DR iii. Design and implement logic function for carry output of full ad		0	
	using appropriate multiplexer.			
0 4	i	Draw logic diagram of IK flip-flop with NOR based basic unit	4	
۲.Y	1.	explain working and derive characteristic equation from truth table	-	
		Also write excitation table of the same.		
	ii.	Explain Ring Counter with block diagram and state diagram.	6	
OR	iii.	Explain Johnson Counter with block diagram and state diagram.	6	
Q.5	i.	What is ROM? Describe its application to design combinational	4	

[3]

ii.	Describe the method of design of logic function with Programmable	6
	Logic Arrays.	

- OR iii. Compare and contrast RAM and ROM based on any three features. **6**
- Q.6 Attempt any two:
 - i. Explain TTL logic family with circuit diagram of basic unit and **5** working.
 - ii. Explain CMOS logic family with circuit diagram of basic unit and **5** working.
 - iii. Explain how logic HIGH and no connection inputs are equivalent in 5 TTL family ICs.

Marking Scheme CS3CO29 / EC3CO07 / EI3CO07 / IT3CO09 / OE00005 Digital Electronics / IT3ES10 Digital Circuit & System

Q.1	i.	What is decimal equivalent of (1221) ₃ ?				
		(c) 52				
	ii.	Simplify the expression to minimum number of literals ABC+A'B +	1			
		ABC'				
		(a) B				
	iii.	The code used for labelling the cells of a K map is				
		(c) Gray code				
	iv.	The minimum number of 2- input NAND gates required to realize a				
	half adder is					
		(b) 5				
	v.	A flip flop has two outputs which are 1				
		(c) Always Complementary				
	vi.	While converting a JK flip-flop to D flip-flop instead of connecting	1			
		an inverter between its J and K inputs a buffer has been connected.				
		The resulting circuit will act as:				
		(b) T flip-flop				
	vii.	PLA are used to implement				
		(a) Combinational circuits				
	viii.	A RAM is	1			
		(b) Volatile memory				
	ix.	Which of the following logic families most power efficient?	1			
		(b) CMOS				
	x. TTL is a family of logic circuits built from					
		(d) BJTs and resistors				
Q.2	i.	Find the value of base r if $(121)r = (144)_8$.	2			
		Correct method 1 mark				
		Correct answer 1 mark				
	ii.	Why binary number representation is appropriate to handle	3			
		electronic circuits?				
	iii.	Design a 3-bit binary to excess-3 code converter using K-map	5			
		method				
		Correct expressions 4 marks				
		Logic diagram 1 mark				

OR	iv.	Find out simplified logic expression		5
		Correct procedure	3 marks	
		Correct answer	2 marks	
Q.3	i.	Four bit Adder-Subtractor		4
		Description	2 marks	
		Diagram	2 marks	
	ii.	Design a three bit magnitude comparator		6
		Description	2 marks	
		Diagram	4 marks	
OR	iii.	Design and implement logic function for carry using appropriate multiplexer	output of full adder	6
		Truth table	1 mark	
		Multiplexer selection	1 mark	
		Mux design table	2 marks	
		Block diagram and connections	2 marks	
Q.4	i.	JK flip-flop with NOR based basic unit		4
		Logic diagram	1 mark	
		Truth table and K map	1 mark	
		Characteristic equation	1 mark	
		Excitation table	1 mark	
	ii.	Ring Counter		6
		Block diagram	2 marks	
		State diagram	2 marks	
		Proper explanation	2 marks	
OR	iii.	Johnson Counter		6
		Block diagram	2 marks	
		State diagram	2 marks	
		Proper explanation	2 marks	
Q.5	i.	Definition of ROM	2 marks	4
		Example	2 marks	
	ii.	Method explanation	4 marks	6
		Diagrammatic explanation	2 marks	
OR	iii.	RAM and ROM based on any three features		6
		2 marks for each features	(2 marks * 3)	

	Attempt any two:		
i.	TTL logic family		5
	Circuit diagram of basic unit	2 marks	
	Working	3 marks	
ii.	CMOS logic family		5
	Circuit diagram of basic unit	2 marks	
	Working	3 marks	
iii.	Logic HIGH and no connection inputs are equivale	ent in TTL family	5
	ICs.		
	Circuit diagram	2 marks	
	Explanation	3 marks	

Q.6
